A5.4 Removal of write interleaving support

As stated in *AXI3 write data interleaving* on page A5-79, AXI4 removes support for write data interleaving. In AXI4, all write data for a transaction must be provided in consecutive transfers on the write data channel.

This means the **WID** is not supported in AXI4.

A5.4.1 Removal of WID

The removal of write interleaving makes the information conveyed on the **WID** signals redundant. All write data must be in the same order as the associated write addresses.

AXI4 removes the **WID** signals, to reduce the pin-count of the interface.

A5.4.2 Legacy considerations

Most AXI3 masters do not support write interleaving and do not require updating to meet the AXI4 requirement for no write interleaving.

Any AXI3 master that does support write interleaving must already support a method for configuring the write interleaving depth to be set to a value of 1, to support operation with slaves that do not support write interleaving. Any such AXI3 master must have its write interleaving depth configured to a value of 1 to be compatible with AXI4.

Any AXI3 slave can accept non-interleaved write data and therefore there are no legacy considerations for AXI3 slaves.

Note

Any AXI3 component that requires a **WID** signal can generate this from the **AWID** value.

Copyright © 2003, 2004, 2010, 2011 ARM. All rights reserved.
Non-Confidential

Copyright © 2003, 2004, 2010, 2011 ARM. All rights reserved.
Non-Confidential

Chapter A6
AXI4 Ordering Model

This chapter describes the AXI4 ordering model, that uses the AXI ID transaction identifier to order transactions. It contains the following sections:

- *Definition of the ordering model* on page A6-84
- *Master ordering* on page A6-85
- *Interconnect ordering* on page A6-86
- *Slave ordering* on page A6-87
- *Response before final destination* on page A6-88.

Copyright © 2003, 2004, 2010, 2011 ARM. All rights reserved.
Non-Confidential